Regviz

Silicon Labs /EFR32ZG23A020F512GM40 /LESENSE_S /IF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32FG23B010F512IM40/LESENSE_NS/IF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CH0)CH0 0 (CH1)CH1 0 (CH2)CH2 0 (CH3)CH3 0 (CH4)CH4 0 (CH5)CH5 0 (CH6)CH6 0 (CH7)CH7 0 (CH8)CH8 0 (CH9)CH9 0 (CH10)CH10 0 (CH11)CH11 0 (CH12)CH12 0 (CH13)CH13 0 (CH14)CH14 0 (CH15)CH15 0 (SCANDONE)SCANDONE 0 (DEC)DEC 0 (RESWL)RESWL 0 (RESOF)RESOF 0 (CNTOF)CNTOF 0 (RESUF)RESUF

Description

Interrupt Flags

Fields

CH0

Channel
CH1

Channel
CH2

Channel
CH3

Channel
CH4

Channel
CH5

Channel
CH6

Channel
CH7

Channel
CH8

Channel
CH9

Channel
CH10

Channel
CH11

Channel
CH12

Channel
CH13

Channel
CH14

Channel
CH15

Channel
SCANDONE

Scan Done
DEC

Decoder
RESWL

Result Watermark Level
RESOF

Result Overflow
CNTOF

Counter Overflow
RESUF

Result Underflow

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data